On the rising edge of the clock (Ck) the signal at D is copied to output QQBAR is the opposite logic state as QSet (S) and Reset (R) are priority inputsWhen S is high, Q is forced highWhen R is high, QBAR is forced highS and R cannot be made high high at the same time